



FIG. 1 (PRIOR ART)



下かっ










FIG. 4









16.




 \mathcal{N}_{8}

下。 8 8





F1G.10








FIG. 12A








FIG. B





FIG. 14







FIG. 16



アイア




FIG. 18

BIT	(BSM) L	9	5	4	3	2		0 (LSB)
FUNCTION	BRDSTS1	BRDSTSO	-	1	1	-	_	-

INTERPRETATION	PRESENT & FAILED (OR NOT BOOTED)	PRESENT & INACTIVE	PRESENT & ACTIVE	NOT PRESENT
STSB0	0	1	0	1
STSB1	0	0	. 1	1

FIG. 19





FIG. 20


PARAMETER	DESCRIPTION	MIN	MAX
TXS	TRANSMIT SKEW		30 NSEC
DX	TRANSMIT DELAY		90 NSEC
TRS	RECEIVE SETUP	30 NSEC	
TRH	RECEIVE HOLD	60 NSEC	


FIG. 21


	K2 PORT 2	K2 PORT 4	K2 PORT 6	K2 PORT 8		K2 PORT 10	K2 PORT 10 K2 PORT 12	K2 PORT 10 K2 PORT 12 K2 PORT 14	K2 PORT 10 K2 PORT 12 K2 PORT 14 K2 PORT 16	K2 PORT 10 K2 PORT 12 K2 PORT 14 K2 PORT 16 SPARE	K2 PORT 10 K2 PORT 12 K2 PORT 14 K2 PORT 16 SPARE	K2 PORT 10 K2 PORT 12 K2 PORT 14 K2 PORT 16 SPARE SPARE	K2 PORT 10 K2 PORT 14 K2 PORT 14 K2 PORT 16 SPARE SPARE SPARE	K2 PORT 10 K2 PORT 14 K2 PORT 14 SPARE SPARE SPARE SPARE	K2 PORT 10 K2 PORT 14 K2 PORT 14 SPARE SPARE SPARE SPARE SPARE SPARE	K2 PORT 10 K2 PORT 12 K2 PORT 14 K2 PORT 16 SPARE SPARE SPARE SPARE SPARE SPARE
Pos.	3	7	=	15	19		23	23	22 23	3 3 2 23	39 35 31 22 33	23 3 3 3 3 4 3 4 3 3 4 3 4 3 4 3 4 3 4 3	23 3 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	23 2 2 2 2 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4	23 2 2 2 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4	23 23 35 35 55 55 55 55 55
	K1 PORT 2	K1 PORT 4	K1 PORT 6	K1 PORT 8	K1 PORT 10		K1 PORT 12	K1 PORT 12 K1 PORT 14	K1 PORT 12 K1 PORT 14 K1 PORT 16	KI PORT 12 KI PORT 14 KI PORT 16 SPARE	KI PORT 12 KI PORT 14 KI PORT 16 SPARE SPARE	KI PORT 12 KI PORT 14 KI PORT 16 SPARE SPARE SPARE	KI PORT 12 KI PORT 14 KI PORT 16 SPARE SPARE SPARE SPARE	KI PORT 12 KI PORT 14 KI PORT 16 SPARE SPARE SPARE SPARE SPARE	KI PORT 12 KI PORT 14 KI PORT 16 SPARE SPARE SPARE SPARE SPARE SPARE	KI PORT 12 KI PORT 14 KI PORT 16 SPARE SPARE SPARE SPARE SPARE SPARE
P0S.	2	9	2	4-	<u>~</u>		22	22	22 22 22	34 26 27 34	22 26 30 38 38 38	22 28 34 30 42 42	22 2 2 2 3 4 4 5 4 5 4 5 6	22 8 38 34 95 05 05 05 05 05 05 05 05 05 05 05 05 05	22	22 26 30 30 44 42 38 50 50 50 50
	K2 P0RT 1	K2 PORT 3	K2 PORT 5	K2 PORT 7	K2 PORT 9		K2 PORT 11	K2 PORT 11 K2 PORT 13	K2 PORT 11 K2 PORT 13 K2 PORT 15	K2 PORT 11 K2 PORT 13 K2 PORT 15 F1 PORT 1	K2 PORT 11 K2 PORT 13 K2 PORT 15 F1 PORT 1	K2 PORT 11 K2 PORT 13 K2 PORT 15 F1 PORT 1 SPARE	K2 PORT 11 K2 PORT 13 K2 PORT 15 F1 PORT 1 SPARE SPARE	K2 PORT 11 K2 PORT 13 K2 PORT 15 F1 PORT 1 SPARE SPARE SPARE	K2 PORT 11 K2 PORT 13 K2 PORT 15 F1 PORT 1 SPARE SPARE SPARE	K2 PORT 11 K2 PORT 13 K2 PORT 15 F1 PORT 1 SPARE SPARE SPARE SPARE SPARE
P0\$.	1	\$	6	13	17		21	21	25 29	25 29 33	25 29 29 33 37	21 25 29 33 37 41	21 25 29 33 37 41 41	21 25 29 33 37 41 41 45	21 25 29 33 37 41 41 45 49	25 29 29 33 37 41 45 49 53
	K1 PORT 1	K1 PORT 3	K1 PORT 5	K1 PORT 7	K1 PORT 9		K1 PORT 11	K1 PORT 11 K1 PORT 13	K1 PORT 11 K1 PORT 13 K1 PORT 15	K1 PORT 11 K1 PORT 13 K1 PORT 15 E1 PORT 1	K1 PORT 11 K1 PORT 13 K1 PORT 15 E1 PORT 1	KI PORT 11 KI PORT 13 KI PORT 15 E1 PORT 1 SPARE	KI PORT 11 KI PORT 13 KI PORT 15 E1 PORT 1 SPARE SPARE	KI PORT 11 KI PORT 13 KI PORT 15 E1 PORT 1 SPARE SPARE SPARE	KI PORT 11 KI PORT 13 KI PORT 15 E1 PORT 1 SPARE SPARE SPARE SPARE	KI PORT 11 KI PORT 13 KI PORT 15 E1 PORT 1 SPARE SPARE SPARE SPARE SPARE
BYTE	0	4	∞	12	91		20	20	24 28	24 28 32	24 28 32 35	20 24 28 32 36 40	20 24 28 32 36 40 44	20 28 32 36 40 44 48 48	20 28 32 32 44 44 48 52 52	20 28 32 32 34 44 48 52 52 56 56 57

FIG. 22












FIG. 27




FIG. 28




FIG. 29